Journal of Shanghai University(Natural Science Edition) ›› 2020, Vol. 26 ›› Issue (3): 401-412.doi: 10.12066/j.issn.1007-2861.2044

• Research Articles • Previous Articles     Next Articles

A hardware accelerator for adaptive histogram equalization

LU Shenyang1, RAN Feng1(), GUO Aiying2, SHEN Huaming3   

  1. 1. Microelectronic Research and Development Center, Shanghai University, Shanghai 200444, China
    2. The New Display Technology and Application of Integrated Key Laboratory of Ministry of Education, Shanghai University, Shanghai 200444, China
    3. School of Mechatronic Engineering and Automation, Shanghai University, Shanghai 200444, China
  • Received:2018-03-09 Online:2020-06-30 Published:2020-01-13
  • Contact: RAN Feng E-mail:ranfeng@mail.shu.edu.cn

Abstract:

In order to solve the problem that the dynamic histogram equalization (DHE) algorithm does not work well and that the algorithm cannot be applied flexibly, a field programmable gate array (FPGA)-based hardware accelerator design method for improved adaptive histogram equalization algorithm is proposed. The hardware accelerator improves the histogram equalization algorithm and adaptively limits the contrast stretch. It is designed in modularity after taking full advantage of the parallel architecture and abundant block storage resources that FPGA has. Experiment results show that the improved algorithm does not result in excessive enhancement, noise amplification and loss of image detail. The proposed hardware accelerator not only performs well in saving hardware resources but is effective as well in practical application. In real-time image processing, it takes only about 0.1 milliseconds for the processing of a frame image, thus making the image enhancement algorithm in real-time image processing more easily accessible.

Key words: field programmable gate array (FPGA), adaptive, histogram, hardware accelerator

CLC Number: