上海大学学报(自然科学版) ›› 2015, Vol. 21 ›› Issue (5): 570-578.doi: 10.3969/j.issn.1007-2861.2014.05.015

• 通信与信息工程 • 上一篇    下一篇

基于IP协议的FPGA万兆可靠互联通信设计与实现

宋宇飞, 张俊杰, 王凯, 李家齐, 薛子威, 郑玥   

  1. 上海大学 特种光纤与光接入网省部共建重点实验室, 上海 200444
  • 收稿日期:2014-08-05 出版日期:2015-10-30 发布日期:2015-10-30
  • 通讯作者: 张俊杰(1978—), 男, 高级工程师, 博士, 研究方向为光接入网等. E-mail:zjj@staff.shu.edu.cn
  • 基金资助:

    上海市科委科技攻关项目(13DZ1108800); 上海市科委基金资助项目(11510500500, 13JC1402600); 国家自然科学基金资助项目(61132004, 61275073)

Design and implementation of FPGA 10 Gbit/s reliable interconnect communication based on IP protocol

SONG Yu-fei, ZHANG Jun-jie, WANG Kai, LI Jia-qi, XUE Zi-wei, ZHENG Yue   

  1. Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai 200444, China
  • Received:2014-08-05 Online:2015-10-30 Published:2015-10-30

摘要: 近年来, 云计算和大数据处理迅猛发展, 现场可编程门阵列(field programmable gate array, FPGA)由于拥有独特的并行处理能力, 已在大数据处理中得到广泛应用. 而通信网络的好坏会直接影响大数据处理的性能, 基于此提出一种基于IP协议的FPGA万兆可靠保序互联通信系统, 基于三指针环形缓冲池以及并行序号管理实现线速万兆数据通信, 利用硬件超时重传机制实现可靠数据通信. 该系统与用户接口采用先进先出(first in first out, FIFO)队列方式, 接口简单; 采用IP协议进行通信, 使得通信协议开销较小, 具有良好的系统扩展性; 实际传输速率可达9.33 Gbit/s.

关键词: 大数据, 互联, 通信, 现场可编程门阵列

Abstract: In recent years, cloud computing and big data processing have been rapidly developed. Since field programmable gate array (FPGA) has the unique parallel processing ability, it is widely used in big data processing. As the performance of communication network directly affects the performance of big data processing, this paper presents a high speed and reliable communication system based on IP protocol for FPGA communications. The system uses a three-pointer ring buffer pool and a method of parallel number management to achieve data transmission at a line-speed of 10 Gbit/s. By implementing hardware timeout retransmission mechanism, the system can guarantee reliable communications. A self-defined reliable IP protocol is used in the system, which has a small overhead and a good system expansion. Tests on the FPGA hardware platform show that the real data transfer speed can reach 9.33 Gbit/s.

Key words: big data, communication, field programmable gate array (FPGA), interconnection

中图分类号: