中文

Journal of Shanghai University >

2020 , Vol. 26 >Issue 3: 401 - 412

DOI: https://doi.org/10.12066/j.issn.1007-2861.2044

Research Articles

A hardware accelerator for adaptive histogram equalization

Expand
  • 1. Microelectronic Research and Development Center, Shanghai University, Shanghai 200444, China
    2. The New Display Technology and Application of Integrated Key Laboratory of Ministry of Education, Shanghai University, Shanghai 200444, China
    3. School of Mechatronic Engineering and Automation, Shanghai University, Shanghai 200444, China

Received date: 2018-03-09

  Online published: 2018-12-29

Fold

Abstract

In order to solve the problem that the dynamic histogram equalization (DHE) algorithm does not work well and that the algorithm cannot be applied flexibly, a field programmable gate array (FPGA)-based hardware accelerator design method for improved adaptive histogram equalization algorithm is proposed. The hardware accelerator improves the histogram equalization algorithm and adaptively limits the contrast stretch. It is designed in modularity after taking full advantage of the parallel architecture and abundant block storage resources that FPGA has. Experiment results show that the improved algorithm does not result in excessive enhancement, noise amplification and loss of image detail. The proposed hardware accelerator not only performs well in saving hardware resources but is effective as well in practical application. In real-time image processing, it takes only about 0.1 milliseconds for the processing of a frame image, thus making the image enhancement algorithm in real-time image processing more easily accessible.

Key words： field programmable gate array (FPGA); adaptive; histogram; hardware accelerator

Cite this article

LU Shenyang, RAN Feng, GUO Aiying, SHEN Huaming . A hardware accelerator for adaptive histogram equalization[J]. Journal of Shanghai University, 2020 , 26(3) : 401 -412 . DOI: 10.12066/j.issn.1007-2861.2044

References

[1] 李明. 低照度图像增强技术的研究及实现[D]. 南京: 南京邮电大学, 2016.
[2] 方明, 李洪娜, 雷立宏. 低照度视频图像增强算法综述[J]. 长春理工大学学报(自然科学版), 2016,39(3):56-64.
[3] 蔡式东, 杨芳. 基于直方图修正的图像增强算法[J]. 光电子技术, 2012,32(3):155-159.
[4] Kim B, Gim G Y, Park H J. Dynamic histogram equalization based on gray level labeling[C]// IS&T/SPIE Electronic Imaging. 2014. DOI: 10.1117/12.2042606.
[5] Pavithra P, Sailaja T, Aishwarya P, et al. Image enhancement technique by mean partitioning of multipeaks histogram and contrast control parameters[J]. International Journal of Engineering and Technical Research, 2016,5(11):166-170.
[6] Celik T, Tjahjadi T. Automatic image equalization and contrast enhancement using Gaussian mixture modeling[J]. IEEE Transactions on Image Processing A Publication of the IEEE Signal Processing Society, 2011,21(1):145-156.
[7] Aquino-Morínigo P B, Lugo-Solís F R, Pinto-Roa D P, et al. Bi-histogram equalization using two plateau limits[J]. Signal Image and Video Processing, 2017,11(5):857-864.
[8] 赵晓捷, 穆冬, 薛斌党. 反距离加权插值自适应图像直方图均衡化算法[J]. 中国体视学与图像分析, 2010(1):8-12.
[9] 陈莹, 朱明. 多子直方图均衡微光图像增强及FPGA实现[J]. 中国光学, 2014,7(2):225-233.
[10] Kokufuta K, Maruyama T. Real-time processing of contrast limited adaptive histogram equalization on FPGA[C]// IEEE International Conference on Field Programmable Logic and Applications. 2011: 155-158.
[11] 侯大勇, 曹峰, 王昱煜. 基于 FPGA 的灰度图像直方图均衡化实现[J]. 电子技术与软件工程, 2016(14):100-101.
[12] 肖君寿. 基于高性能 FPGA 的图像处理实例设计及硬件实现[D]. 上海: 复旦大学, 2013.
[13] 韩团军. 改进直方图均衡化算法及 FPGA 实现[J]. 电子器件, 2017,40(4):845-848.
[14] 武继瑞. 图像增强在 FPGA 上的高性能实现 [D]. 成都: 中国科学院研究生院(光电技术研究所), 2016.
[15] Bhavana D, Rajesh V. Implementation of plateau histogram equalization technique on thermal images[J]. Indian Journal of Science and Technology, 2016. DOI: 10.17485/ijst/2016/v9i32/80562.
Options
Outlines

/

〈 〉