Journal of Shanghai University(Natural Science Edition) ›› 2019, Vol. 25 ›› Issue (2): 189-197.doi: 10.12066/j.issn.1007-2861.1918

• Research Articles • Previous Articles     Next Articles

A low-latency fault-tolerant routing algorithm for NoC without

virtual channelsLI Jiao1,2, XU Haipeng1, CHONG Yunfeng1, LIU Peng1, RAN Feng1,2()   

  1. 1. Microelectronic Research and Development Center,Shanghai University,Shanghai 200444, China
    2. Key Laboratory of Advanced Display and System Application,Shanghai University,Shanghai 200444, China
  • Received:2017-04-24 Online:2019-04-30 Published:2019-05-05
  • Contact: Feng RAN E-mail:ranfeng@shu.edu.cn

Abstract:

As the characteristic size becomes smaller, network on chip (NoC) is prone to faults. To improve fault-tolerant ability of NoC and reduce network latency, a low-latency fault-tolerant routing algorithm without using virtual channels is presented. Based on a turn model,the algorithm uses a bypass structure to keep a fixed direction connection of fault nodes. This way can reduce packet latency and deal with arbitrary amount and arbitrary distribution of fault nodes. Simulation results in an 8$\times $8 2D-Mesh NoC show that,compared with two reference algorithms, the proposed algorithm can reduce average latency by 4.35% and 20.20% with a single fault node and a communication load of 30%. It can also effectively deal with multiple faults.

Key words: network on chip (NoC), fault-tolerant, low-latency, routing algorithm, bypass structure

CLC Number: