[1] |
LaPedus M. 浅析 7 nm 之后的工艺制程的实现[J]. 集成电路应用, 2017,34(1):50-53.
|
[2] |
Gherman V, Wunderlich H J, Vranken H, et al. Efficient pattern mapping for deterministic logic BIST[C]// Proceedings of International Test Conference on International Test Conference. 2004: 48-56.
|
[3] |
Sankaralingam R, Touba N A. Inserting test points to control peak power during scan testing[C]// IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. 2002: 138-146.
|
[4] |
Chen M J, Xiang D. Pseudorandom scan BIST using improved test point insertion tech- niques[C]// 7th International Conference on Solid-State and Integrated Circuits Technology. 2004. DOI: 10.1109/ICSICT.2004.1435244.
|
[5] |
Milewski S, Mukherjee N, Rajski J, et al. Full-scan LBIST with mcapture-per-cycle hybrid test points[C]// IEEE International Test Conference. 2017. DOI: 10.1109/TEST.2017.8242036.
|
[6] |
Acero C, Feltham D, Liu Y, et al. Embedded deterministic test points[J]. IEEE Transactions on Very Large Scale Integration Systems, 2017,99:1-2.
|
[7] |
Liu Y D, Moghaddam E, Mukherjee N, et al. Minimal area test points for deterministic patterns[C]// IEEE International Test Conference. 2017. DOI: 0.1109/TEST.2016.7805825.
|
[8] |
Acero C, Feltham D, Patyra M, et al. On new test points for compact cell-aware tests[J]. IEEE Design & Test, 2016,33(6):7-14.
|
[9] |
He M T, Contreras G K, Tehranipoor M, et al. Test-point insertion efficiency analysis for LBIST applications[C]// IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2016. DOI: 10.1109/VTS.2016.7477314.
|
[10] |
Moghaddam E, Mukherjee N, Rajski J, et al. Test point insertion in hybrid test compression/LBIST architectures[C]// IEEE International Test Conference. 2016. DOI: 10.1109/TEST.2016.7805826.
|
[11] |
Liang B, Zhang J, Tang D. Fast iterative closest point-simultaneous localization and mapping (ICP-SLAM) with rough alignment and narrowing-scale nearby searching[J]. Journal of Donghua University (English Edition), 2017,34(4):583-590.
|
[12] |
Singh A D. Cell aware and stuck-open tests[C]// 21th IEEE European Test Symposium. 2016. DOI: 10.1109/ETS.2016.7519316.
|
[13] |
Mukherjee N, Rajski J, Tyszer J. Defect aware to power conscious tests-the new DFT landscape[C]// 22nd International Conference on VLSI Design. 2009. DOI: 10.1109/VLSI.Design.2009.111.
|
[14] |
He M T, Contreras G K, Tran D, et al. Test-point insertion efficiency analysis for LBIST in high-assurance applications[J]. IEEE Transactions on Very Large Scale Integration Systems, 2017,99:1-14.
|