收稿日期: 2017-04-24
网络出版日期: 2019-05-05
基金资助
国家自然科学基金资助项目(61674100)
A low-latency fault-tolerant routing algorithm for NoC without
Received date: 2017-04-24
Online published: 2019-05-05
李娇, 徐海鹏, 崇云锋, 刘鹏, 冉峰 . 一种低延迟的无虚通道NoC容错路由算法[J]. 上海大学学报(自然科学版), 2019 , 25(2) : 189 -197 . DOI: 10.12066/j.issn.1007-2861.1918
As the characteristic size becomes smaller, network on chip (NoC) is prone to faults. To improve fault-tolerant ability of NoC and reduce network latency, a low-latency fault-tolerant routing algorithm without using virtual channels is presented. Based on a turn model,the algorithm uses a bypass structure to keep a fixed direction connection of fault nodes. This way can reduce packet latency and deal with arbitrary amount and arbitrary distribution of fault nodes. Simulation results in an 8$\times $8 2D-Mesh NoC show that,compared with two reference algorithms, the proposed algorithm can reduce average latency by 4.35% and 20.20% with a single fault node and a communication load of 30%. It can also effectively deal with multiple faults.
| [1] | Silva D R G, Oliveira B S, Moraes F G . Effects of the NoC architecture in the performance of NoC-based MPSoCs [C]// IEEE International Conference on Electronics, Circuits and Systems. 2014: 431-434. |
| [2] | Mahdoum A . An efficient network on chip design flow [C]// IEEE International Conference on Communication Technology. 2015: 1-8. |
| [3] | Radetzki M, Feng C C, Zhao X Q , et al. Methods for fault tolerance in networks-on-chip[J]. Acm Computing Surveys, 2013,46(1):28-36. |
| [4] | Zhang Z, Greiner A, Taktak S . A reconfigurable routing algorithm for a fault-tolerant 2DMesh network on chip [C]// 45th ZCM/IEEE Design Automation Conference. 2008: 441-446. |
| [5] | 姚磊, 蔡觉平, 李赞 , 等. 基于内建自测技术的Mesh 结构NoC 无虚通道容错路由算法[J]. 电子学报, 2012,40(5):983-989. |
| [6] | Ebrahimi M, Daneshtalab M, Plosila J, et al. Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip [C]// 17th IEEE/ACM International Symposium on Networks-on-Chip. 2013: 1-8. |
| [7] | Kumar M, Kumar K, Gupta S K, et al. FPGA based design of area efficient router architecture for network on chip [C]// IEEE International Conference on Computing Communication and Automation. 2016: 1600-1605. |
| [8] | Glass C J, Ni L M . The turn model for adaptive routing[J]. Journal of Association for Computering Machinery, 1994,41(5):874-902. |
| [9] | Dally W J, Seitz C L . Deadlock-free message routing in multiprocessor interconnection networks[J]. IEEE Transactions on Computers, 1987,36(5):547-553. |
| [10] | Nirgam. A . simulator for NoC interconnect routing andapplication modeling [EB/OL].( 2016- 05- 08)[2017-01-15]. . |
/
| 〈 |
|
〉 |