上海大学学报(自然科学版) ›› 2019, Vol. 25 ›› Issue (2): 189-197.doi: 10.12066/j.issn.1007-2861.1918

• 研究论文 • 上一篇    下一篇

一种低延迟的无虚通道NoC容错路由算法

李娇1,2, 徐海鹏1, 崇云锋1, 刘鹏1, 冉峰1,2()   

  1. 1. 上海大学微电子研究与开发中心, 上海200444
    2. 上海大学新型显示技术及应用集成教育部重点实验室, 上海200444
  • 收稿日期:2017-04-24 出版日期:2019-04-30 发布日期:2019-05-05
  • 通讯作者: 冉峰 E-mail:ranfeng@shu.edu.cn
  • 基金资助:
    国家自然科学基金资助项目(61674100)

A low-latency fault-tolerant routing algorithm for NoC without

virtual channelsLI Jiao1,2, XU Haipeng1, CHONG Yunfeng1, LIU Peng1, RAN Feng1,2()   

  1. 1. Microelectronic Research and Development Center,Shanghai University,Shanghai 200444, China
    2. Key Laboratory of Advanced Display and System Application,Shanghai University,Shanghai 200444, China
  • Received:2017-04-24 Online:2019-04-30 Published:2019-05-05
  • Contact: Feng RAN E-mail:ranfeng@shu.edu.cn

摘要:

随着特征尺寸的减小, 片上网络发生故障的概率显著增加.为了提高片上网络的容错能力, 降低网络延迟,提出一种低延迟的无虚通道容错路由算法. 该算法在转向模型的基础上,采用旁路结构, 保持故障节点在固定方向上的连接, 能够有效降低数据包延迟同时应对故障节点任意数量、任意分布的情况. 8$\times$8的2DMeshNoC的仿真结果表明, 相比于参考的两种算法,本算法在单故障且通信负载为30%时,平均延迟分别降低4.35%和20.20%,且在多故障情况下同样具有较好的性能.

关键词: 片上网络, 容错, 低延迟, 路由算法, 旁路结构

Abstract:

As the characteristic size becomes smaller, network on chip (NoC) is prone to faults. To improve fault-tolerant ability of NoC and reduce network latency, a low-latency fault-tolerant routing algorithm without using virtual channels is presented. Based on a turn model,the algorithm uses a bypass structure to keep a fixed direction connection of fault nodes. This way can reduce packet latency and deal with arbitrary amount and arbitrary distribution of fault nodes. Simulation results in an 8$\times $8 2D-Mesh NoC show that,compared with two reference algorithms, the proposed algorithm can reduce average latency by 4.35% and 20.20% with a single fault node and a communication load of 30%. It can also effectively deal with multiple faults.

Key words: network on chip (NoC), fault-tolerant, low-latency, routing algorithm, bypass structure

中图分类号: