Memory is a core device in system on a chip (SoC) and other electronic systems for data exchange and storage at different levels. However, memory access errors may occur due to factors such as raise of frequency, jitter, phase drift, unreasonable placement and routing. An adaptive synchronize method focusing on the training of clock signal is designed for synchronous dynamic random access memory (SDRAM) interface to enhance stability of memory access. A CPU-controlled delay circuit is used to shift the phase of SDRAM clock signal. A training program is designed to cooperate with the delay module hardware for memory interface tuning. In the training mode, CPU writes test data to the memory and reads them back, judging whether they are matching or not. Training program tunes the delay circuit according to the test results. A valid data sampling window is obtained rapidly and accurately after several iterations. Using the method, the middle of the window is calculated, which is the optimal phase drift for SDRAM clock signal and can improve stability of memory access.
LU Chen-hong1,2, HU Yue-li1,2, ZHOU Jun2
. Self-adaptive synchronization of memory interface based on training[J]. Journal of Shanghai University, 2015
, 21(4)
: 393
-401
.
DOI: 10.3969/j.issn.1007-2861.2014.01.006
[1] Kyomin S. A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme [C]//IEEE International Solid-State Circuits Conference Digest
of Technical Papers. 2012: 38-40.
[2] Li M P. Jitter, noise, and signal integrity at high-speed [M]. New Jersey: Prentice Hall, 2007.
[3] Plessas F. Advanced calibration techniques for high-speed source-synchronous interfaces [J]. IET Computers and Digital Techniques, 2011, 5(5): 366-374.
[4] Van Huben G A. Server-class DDR3 SDRAM memory buffer chip [J]. IBM Journal of Research and Development, 2012, 56(1): 32-42.
[5] Bo Y, Li T W, Han X C, et al. A fast-lock digital delay-locked loop controller [C]//ASIC. 2009: 809-812.
[6] Lin F. All digital duty-cycle correction circuit design and its applications in high-performance DRAM [C]//IEEE Workshop on Microelectronics and Electron Devices. 2011: 1-4.
[7] Min Y J. A 0.31–1 GHz fast-corrected duty-cycle corrector with successive approximation register for DDR DRAM applications [J]. Very Large Scale Integration Systems, 2012, 20(8): 1524-1528.
[8] Lin F, Keeth B. A self-adaptive and PVT insensitive clock distribution network design for high-speed memory interfaces [C]//IEEE Workshop on Microelectronics and Electron Devices.
2009: 1-4.
[9] Chen T H, Hsiao Y Y, Hsing Y T, et al. An adaptive-rate error correction scheme for NAND flash memory [C]//VLSI Test Symposium. 2009: 53-58.
[10] Xie M P. Clock data recovery based on delay chain for medium data rate transmission [C]//Real Time Conference. 2009: 137-140.
[11] Wang J H, Liu S B. The 10-ps multitime measurements averaging TDC implemented in an FPGA [J]. Nuclear Science, 2011, 58(4): 312-330.
[12] 叶超, 冯莉, 欧阳艳晶. 基于FPGA的精密时间间隔测量仪设计[J]. 信息与电子工程, 2009, 7(2): 159-163.
[13] Ku T S, Jose S. Data sampling clock edge placement training for high speed GPU-memory interface: US, 7567104 B2 [P]. 2009-07-28.
