[1] Ling H. High-speed binary adder [J]. IBM Journal of Research and Development, 1981, 25(3): 156-166.
[2] Avizienis A. Signed digit number representation for fast parallel arithmetic [J]. IRE Transactions on Electronic Computers EC, 1961, 10(3): 389-400.
[3] Bocker R P, Drake B L, Lasher M E, et al. Modified signed-digit addition and subtraction using optical symbolic substitution [J]. Applied Optics, 1986, 25(15): 2456-2457.
[4] 金翊, 沈云付, 彭俊杰, 等. 三值光学计算机中MSD 加法器的理论和结构[J]. 中国科学(信息科学), 2011, 41(5): 541-551.
[5] Huang H X, Itoh M, Yatagai T. Modified signed-digit arithmetic based on redundant bit representation [J]. Applied Optics, 1994, 33(26): 6146-6156.
[6] Huang H X, Itoh M, Yatagai T. Classified one-step modified signed-digit arithmetic and its optical implementation [J]. Optical Engineering, 1996, 35(4): 1134-1140.
[7] Alam M S. Parallel optical computing using recoded trinary signed-digit numbers [J]. Applied Optics, 1994, 33(20): 4392-4397.
[8] Cherri A K. Symmetrically recoded modified signed-digit optical addition and subtraction [J]. Applied Optics, 1994, 33(20): 4378-4382.
[9] Cherri A K, Alam M S. Recoded and nonrecodedtrinary signed-digit adders and multipliers with redundant-bit representations [J]. Applied Optics, 1998, 37(20): 4405-4418.
[10] Cherri A K, Kamal H A. Efficient optical negabinary modified signed-digit arithmetic: onestep addition and subtraction algorithms [J]. Optical Engineering, 2004, 43(2): 420-425.
[11] Li G Q, Qian F, Ruan H, et al. Compact parallel optical modified-signed-digit arithmetic-logic array processor with electron-trapping device [J]. Applied Optics, 1999, 38(23): 5039-5045.
[12] Qian F, Li G Q, Ruan H, et al. Two-step digit-set-restricted modified signed-digit additionsubtraction algorithmetic and its optoelectornic implementation [J]. Applied Optics, 1999, 38(26): 5621-5630.
[13] Zhang S Q, Karim M K. One-step optical negabinary and modified signed-digit adder [J]. Optics & Laser Technology, 1998, 30(3/4): 193-198.
[14] Salim W Y, Fyath R A, Ali S A, et al. One-step trinary signed-digit arithmetic using an efficient encoding scheme [C]// Proc SPIE, Photonic Devices and Algorithms for Computing Ⅱ. 2000: 201-208.
[15] 金翊, 何华灿, 吕养天. 三值光计算机的基本原理[J]. 中国科学E 辑(技术科学), 2003(2): 111-115.
[16] 严军勇, 金翊, 左开中. 无进(借)位运算器的降值设计理论及其在三值光计算机中的应用[J]. 中国科学E 辑(信息科学), 2008(12): 2112-2122.
[17] 金翊, 王宏健, 欧阳山, 等. 可重构三值光学处理器的原理、基本结构和实现[J]. 中国科学E辑(信息科学), 2012, 42(6): 778-788.
[18] Peng J J, Shen R, Jin Y, et al. Design and implementation of modified signed-digit adder [J]. IEEE Transactions on Cormputes, 2014, 63(5): 1134-1143.
[19] 沈云付, 潘磊, 金翊, 等. 三值光学计算机一种限制输入一步式MSD加法器[J]. 中国科学E辑(信息科学), 2012, 42(7): 869-881.
[20] Shen Y F, Pan L. Principle of a one-step MSD adder for a ternary optical computer [J]. Science China (Information Sciences), 2014(1): 86-95.
[21] Chattopadhyay T, Bhowmik P, Roy J N. Polarization encoded all-optical n-valued inverter [J]. J Opt Soc Am B, 2012, 29: 2852-2860.
[22] Ghosh A K, Basuray A. Trinary flip-flops using Savart plate and spatial light modulator for optical computation in multivalued logic [J]. Optoelectronics Letters, 2008, 6: 443-446.
[23] Ghosh A K, Basuray A. Binary to modified trinary number system conversion and vice-versa for optical supercomputing [J]. Nat Comput, 2010, 9: 917-934.
[24] Shen Y F, Jiang B P, Jin Y, et al. Principle and design of ternary optical accumulator implementing M-k-B addition [J]. Optical Engineering, 2014, DOI: 10.1117/1.OE.53.9.095108. |